System Verilog Practice Questions