System Verilog Packed Vs Unpacked Array