System Verilog Packed Array