System Verilog Integer To Logic