System Verilog Input Logic