System Verilog Initialize Unpacked Array