System Verilog Initialize 2d Array