System Verilog Initial