System Verilog If