System Verilog If Statement Syntax Vhdl