System Verilog If Statement Syntax Matlab