System Verilog If Statement Syntax Js