System Verilog If Statement Syntax Java