System Verilog If Statement Syntax In Shell