System Verilog If Statement Syntax In R