System Verilog If Statement Syntax In Python