System Verilog If Statement Syntax In Matlab Add