System Verilog If Statement Syntax Error