System Verilog If Statement Syntax