System Verilog If Else