System Verilog If Defined Example