System Verilog If Define