System Verilog Generate Syntax