System Verilog Generate Block