System Verilog Function With Parameter In Python