System Verilog Function Output Python Interview Question