System Verilog Function Output Python Interview Bit