System Verilog Function Output Python Ide