System Verilog Function Output Python Documentation