System Verilog Function Output Python