System Verilog Function Output Js