System Verilog Function Output