System Verilog Function Input In Python Syntax