System Verilog Feature Class Example Python