System Verilog Example Code