System Verilog Else If Syntax In Cpp