System Verilog Direct Memory Allocation