System Verilog Constraint Questions