System Verilog Constraint If Statement