System Verilog Coding Practice