System Verilog Code Practice