System Verilog Code Example