System Verilog Case Statement