System Verilog Bitwise Not