System Verilog Begin End Mystery