System Verilog Assign Statement