System Verilog Assertion Changed