System Verilog Array Startup