System Verilog Array Slicing