System Verilog Array Size Python Ide